hi please anyone tell me the logic in the below
1 | ifc_ad8_15[0:7] = (cpu_rst_n & (~rst_hold_f) & ((req_md_r == 2'b11)? req_rst_r : 1'b1))? 8'bz : (boot_override_r? rcw_src_r[0:7] : 8'bz); |
|
Forum: FPGA, VHDL & Verilog Verilog codehi please anyone tell me the logic in the below
Ask Google, and see here: https://stackoverflow.com/questions/12336139/verilog-question-mark-operator It's an if-else construct. Best Regards, Andreas Andreas wrote: > Ask Google, and see here: > > https://stackoverflow.com/questions/12336139/verilog-question-mark-operator > > > It's an if-else construct. > > > Best Regards, > Andreas actually i need to convert the above verilog logic onto vhdl. And i converted as below
but it is showing error Error (10500): VHDL syntax error at req.vhd(137) near text "when"; expecting ")", or "," Error (10500): VHDL syntax error at req.vhd(137) near text ")"; expecting ";" Andreas wrote: > Ask Google, and see here: > > https://stackoverflow.com/questions/12336139/verilog-question-mark-operator > > > It's an if-else construct. > > > Best Regards, > Andreas actually this signal assignment has to be outside of the "process" so we cant use if else. :
Edited by User
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.
|
|