hi, i have an if statement in my code
1 | |
2 | |
3 | |
4 | |
5 | |
a, b, and c are internal signal of type std_logic; output is signal out std_logic; when compile this code it is showing an error Error (10476): VHDL error at PowerSeq1.vhd(486): type of identifier "a" does not agree with its usage as "boolean" type