EmbDev.net

Forum: FPGA, VHDL & Verilog Testbench for audio filter


Author: sha (Guest)
Posted on:
Attached files:

Rate this post
0 useful
not useful
I am new to hardware and I am working on vivado. I have created a 
circuit and I am trying to measure power in response to input size. For 
that I need to give different inputs using test bench. But even if I 
increase the testcases in the testbench the output .saif file generated 
remains the same. Please can anyone check whether the testbench is 
correct? Otherwise please let me know what I am doing wrong. I have 
attached the circuit design, testbench and .saif file.


Any help is appreciated.

Thanks in advance.

Author: Duke Scarring (Guest)
Posted on:

Rate this post
0 useful
not useful
For testbenching complex systems I use a two way approach:
- one testbench for every submodule
- one testbench for the whole system

In the submodule testbench it's easy to check corner cases etc.
The system testbench is for cheking the interfaces beetwing all modules.

To check the algorithms I use other high level programming languages 
like C, matlab or python.

What should your design do?
High pass? Low pass?
What is the sample rate?
Which interfaces are used to obtain the data?
Parallel ADC?
Serial ADC?
Which resolution?
...

Duke

Author: Mar. Wa. (elektrowagi78)
Posted on:

Rate this post
0 useful
not useful
as usual:

come, ask, never return for the answer

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig