EmbDev.net

Forum: FPGA, VHDL & Verilog Testbench for audio filter


Testbench for audio filter
von sha (Guest)

Attached files:
Rate this post
• ▲ useful
▼ not useful 
I am new to hardware and I am working on vivado. I have created a 
circuit and I am trying to measure power in response to input size. For 
that I need to give different inputs using test bench. But even if I 
increase the testcases in the testbench the output .saif file generated 
remains the same. Please can anyone check whether the testbench is 
correct? Otherwise please let me know what I am doing wrong. I have 
attached the circuit design, testbench and .saif file.


Any help is appreciated.

Thanks in advance.

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: Testbench for audio filter
von Duke Scarring (Guest)

Rate this post
• ▲ useful
▼ not useful 
For testbenching complex systems I use a two way approach:
- one testbench for every submodule
- one testbench for the whole system

In the submodule testbench it's easy to check corner cases etc.
The system testbench is for cheking the interfaces beetwing all modules.

To check the algorithms I use other high level programming languages 
like C, matlab or python.

What should your design do?
High pass? Low pass?
What is the sample rate?
Which interfaces are used to obtain the data?
Parallel ADC?
Serial ADC?
Which resolution?
...

Duke

Report post Edit Delete Quote selected text Reply Reply with quote
Re: Testbench for audio filter
von Michael W. (Guest)

Rate this post
• ▲ useful
▼ not useful 
as usual:

come, ask, never return for the answer

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.