sdram problem in vhdl quartus

Guest #4982539
Rate this post
• ▲ useful
▼ not useful
Hi, sorry but without a more detailed problem description one can only 
guess so.. I don't know the de2 board, I got the DE0-nano board and on 
that the clock for the sdram chip had to be shifted about -54 degrees to 
make it work, maybe with the your board it is the same. The datasheet of 
the sdram controller ip, if I remeber correctly, also says something 
about a fmax of 100MHz for stable design, more speed might be possible 
but I never tried. The other tricky thing is the avalon fabric itself I 
was wrestling with the sdram controller ip for quite some time and found 
you can not only rely on the waitrequest signal to start your read or 
write action, you have to enable read or write and than you check the 
waitrequest signal it sounds strange but thats the way I got it working 
reliably... hope I could help.

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.