EmbDev.net

Forum: FPGA, VHDL & Verilog Error (10349): VHDL Association List error at bin_7seg_tester.vhd(13): formal "bin" does not exist


von Emil (Guest)


Rate this post
0 useful
not useful
Hello,

I've been working on a binary to 7-segment display. Where the input is a 
binary number, that's then to be showed on the 7-segment display in HEX.
I've written code as the following two screenshots will show, and am 
presented with the errors below them:
https://gyazo.com/9c53ce6c9097be5a74da05466c1949b8
https://gyazo.com/9d1210b000f7a2bfbfa6bca96c33f289

Error (10349): VHDL Association List error at bin_7seg_tester.vhd(13): 
formal "bin" does not exist
Error (10346): VHDL error at bin_7seg_tester.vhd(12): formal port or 
parameter "SW" must have actual or default value
Error (10784): HDL error at bin_7seg_tester.vhd(6): see declaration for 
object "SW"


I have no clue why it doesn't work, any help is appreciated. Thanks!
Am using an Altera DE2 board, and writing the code in Quartus II.

von Lothar M. (lkmiller) (Moderator)


Rate this post
0 useful
not useful
Emil wrote:
> I've written code as the following two screenshots will show
Simply copy the code here wrapped by the [vhdl] tags or attach it as a 
*.vhdl file. I will not download any spam from a dubious source...

Or at least attach those screenshot-sourcecode-snippets here in the 
forum.

: Edited by Moderator

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.