EmbDev.net

Forum: FPGA, VHDL & Verilog Synchronization logic for DAQ IP


Synchronization logic for DAQ IP
von Viya V. (viyaaloth)

Rate this post
• ▲ useful
▼ not useful 
Dear All,

Can anyone tell me what is the need of synchronization logic in data 
acquisition IP. Is it a mandatory feature?? . I am trying to developing 
a DAQ IP. My DAQ IP is not processing any data, simply acquires samples 
from ADC.

Regards,
Viyaaloth

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: Synchronization logic for DAQ IP
von Lothar M. (Company: Titel) (lkmiller) (Moderator)

Rate this post
• ▲ useful
▼ not useful 
Viya V. wrote:
> what is the need of synchronization logic in data acquisition IP.
Wht is your definition of DAQ?
What abstraction layer are you discussing?

If it is on gate level, then there is a need to synchronize every async 
external signal.
If it is on a higher level, there may be a need for synchronizing data 
sampling to specific time stamps or to other data channels.

> I am trying to developing a DAQ IP
> My DAQ IP is not processing any data, simply acquires samples from ADC.
What ADC? With what device? What platform, what HDL and what toolchain?

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.