1) Hi, I'm trying to write a code that looks like this

localparam NUM_OF_LINES = 2;
localparam ROWS = 2;

genvar i, j;

generate
  for (i = 0; i < NUM_OF_LINES; i = i+1)
    begin: lines_loop 
      for (i = 0; i < NUM_OF_ROWS; i = i+1)
         begin: rows_loop
            always @(posedge clk)
               data[i][j] <= prev_data [i][j];
        end
    end

ofcourse all the regs are declared.
I can't compile it when it's like that, what is the right syntax for 
loop within a loop?


2)

localparam WIDTH = 10;

How can I right an addition command with the width of the parameter?

explanation: I'm trying to do:

data <= data + 1;

when data is the width of WIDTH but I don't want it to do the addition 
with 32 bits so i tried to write "data <= data + WIDTH'h1" but it's not 
working

Yoni C. wrote:
> I can't compile it when it's like that
What error message do you get?

> what is the right syntax for loop within a loop?
Lets go one step back: do you know, that a 'loop' in a HDL is completely 
different from a loop in C?

To keep things short: a clock inside a HDL loop is a very tricky thing. 
What hardware do you expect for that? What hardware do you want to 
"describe"? (as HDL is read "hardware DESCRIPTION language" you should 
know what hardware you want to describe...)

The messege i get:

Error (10049): Verilog HDL error at arrays.sv(20): value must not be 
assigned to nonvariable "j".

I don't realy understand the deferance between loop in c and verilog.

sorry, ofcourse the second for loop is with j

Dussel wrote:
> Which line is line 20?

for (j = 0; j < NUM_OF_ROWS; j = j+1)

Lothar M. wrote:
> To keep things short: a clock inside a HDL loop is a very tricky thing.
> What hardware do you expect for that? What hardware do you want to
> "describe"? (as HDL is read "hardware DESCRIPTION language" you should
> know what hardware you want to describe...)

I want to describe assigning from the registers of "prev_data"
to the registers of "data", both of them are 2 dimention registers 
array.