EmbDev.net

Forum: FPGA, VHDL & Verilog Measuring of time of execution on ZED board, in Vivado


Measuring of time of execution on ZED board, in Vivado
von Sai S. (Company: sssihl) (shashidhar)

Rate this post
• ▲ useful
▼ not useful 
Hello there,

I have developed an image processing algorithm using the system 
generator and Generated the HDL netlist. Now i need to send the image 
file to the Verilog code generated, and compute the output and measure 
the time.

Can anyone please help me in understanding how i should, input the 
image, get the output and then measure the time of execution on ZED 
board?

Thanks in advance.

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: Measuring of time of execution on ZED board, in Vivado
von Duke Scarring (Guest)

Rate this post
• ▲ useful
▼ not useful 
Sai S. wrote:
> Can anyone please help me in understanding how i should, input the
> image, get the output and then measure the time of execution on ZED
> board?
How to send your image and grab your output depend strongly on your 
system.

I can help with time measurements: I often use an LED output with an 
oscilloscope for that. Switch the LED on when the function is starting, 
switch it off, when the function is ready. Digital oscilloscopes have 
measurements functions which can display the pulse with directly.

Duke

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.