EmbDev.net

Forum: FPGA, VHDL & Verilog Simple clock counter says it cant be synthesized (vhdl)

Simple clock counter says it cant be synthesized (vhdl)

von Crim (Guest)

2017-01-11 17:44

Rate this post

•	▲ useful ▼ not useful

Hello there, when trying to synthesize that code i get the following 
error from ise
 ERROR:Xst:827 -  line 18: Signal count cannot be synthesized, bad 
synchronous description. The description style you are using to describe 
a synchronous element (register, memory, etc.) is not supported in the 
current software release.

do you have any idea why that happens ?
here is the code

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity alt_clock is
  generic (time1 : integer:=3);
  port(clk,rst: in std_logic;
       done: out std_logic);
end alt_clock;
architecture aarch of alt_clock is
P0:process(clk) -- this is the line 18
  variable count :integer range time1 downto 0;
  begin 
    if clk'event and clk='1' and rst='1' then
      count:=0;
      done<='0';
    elsif clk'event and clk='1' and rst='0' then
      if count<time1 then
        count:=count+1;
        done<='0';
      elsif count=time1 then
        done<='1';
        count:=0;
      else null;
      end if;
    end if;
end process;
end aarch;

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote

Re: Simple clock counter says it cant be synthesized (vhdl)

von Donni D. (Guest)

2017-01-11 18:12

Rate this post

•	▲ useful ▼ not useful

are you sure you want to have a syncron reset? If so, make one clk'event 
and in there a if rst=x then...
Also every signal which you read in a process should be in the process 
sensitivity list.
And why declare an integer from three to zero? I count numbers ascending

Report post Edit Delete Quote selected text Reply Reply with quote

Re: Simple clock counter says it cant be synthesized (vhdl)

von Lothar M. (Company: Titel) (lkmiller) (Moderator)

2017-01-11 18:35

Rate this post

•	▲ useful ▼ not useful

Crim wrote:
> Hello there, when trying to synthesize that code i get the following
> error from ise
Have a look in the Synthesizers User Guide. In it you find how you must 
write your VHDL code to get  your desired components.
If you don't find your specific way of description, then the synthesizer 
cannot translate it to hardware.

If your case the problem is the "double clock". This way of description 
you can find nowhere...

BTW: forget variables fir the first weeks doing VHDL. They usually 
behave different than you expect.

2017-01-11 18:37: Edited by Moderator

Report post Edit Delete Quote selected text Reply Reply with quote

Re: Simple clock counter says it cant be synthesized (vhdl)

von Crim (Guest)

2017-01-11 20:22

Rate this post