EmbDev.net

Forum: FPGA, VHDL & Verilog Matrix creation in VHDL


Matrix creation in VHDL
von martin49 (Guest)

Rate this post
• ▲ useful
▼ not useful 
Hello,

I would like to calculate the inverse of a matrix in VHDL.

From matrix creation:
"
library ieee;
use ieee.std_logic_1164.all;

entity test is

end test;

architecture behave of test is
type dataout is array (6 downto 0,11 downto 0) of std_logic;
signal a : dataout := ("000000000000", "000000111111", "101010101010",
                       "010101010100","111111111111","111111000000","111001100110");
signal b : std_logic;
begin  -- behave
  process

  begin  -- process
    for i in 0 to 6 loop
      for j in 0 to 11 loop
        b <= a(i,j);
        wait for 5 ns;
      end loop;  -- j
    end loop;  -- i
    wait;
  end process;

end behave;
"

How can I do ?

Thanks you

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: Matrix creation in VHDL
von Lothar M. (Company: Titel) (lkmiller) (Moderator)

Rate this post
• ▲ useful
▼ not useful 
martin49 wrote:
> I would like to calculate the inverse of a matrix in VHDL.
Just for simulation or on real hardware?
If the second: what hardware and what toolchain?

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.