EmbDev.net

Forum: FPGA, VHDL & Verilog BEL constrain error


BEL constrain error
von Raza (Guest)

Rate this post
• ▲ useful
▼ not useful 
Hello,

      I'm trying to use the BEL constraint but giving me an error.

Constraint
INST "ring_0_and00001" BEL = G;
INST "ring_0_and00001" LOC = "SLICE_X0Y0";

Error
Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=SLICE_X0Y0) which requires the combination of the 
symbols
   listed below to be packed into a single component.

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: BEL constrain error
von Duke Scarring (Guest)

Rate this post
• ▲ useful
▼ not useful 
Raza wrote:
> I'm trying to use the BEL constraint but giving me an error.
That is an declaration. What is the question?

Which vendor, which device and which toolchain do you use?

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.