EmbDev.net

Forum: FPGA, VHDL & Verilog Linking Modules Instantiations


von Benjamin L. (Guest)


Rate this post
useful
not useful
In my code I have two instantiations of different modules:

module1 myModule1 (in1, out1);
module2 myModule2 (out1, out2);

As you can see, my main goal is to make the input on my second module be 
dependent on the result of the output of my first module. However, to my 
understanding, out1 doesn't have a value at the beginning since 
everything happens at the same time and out1 hasn't been calculated from 
the first module. How am I supposed to go about this in code?

von P. K. (pek)


Rate this post
useful
not useful
If you give all storage elements (e.g. registers, memories) an initial 
value and you have all inputs well defined, everything is OK.

If not (i.e. you'll get unknown or undefined signals in your simulation) 
track the signals down to where they origin from and give initial 
values.

Even if you don't give initial values for the storage elements, they 
should eventually end up in defined states in a good design (inputs are 
mandatory to be well-defined, of course).

: Edited by User
von Lothar M. (Company: Titel) (lkmiller) (Moderator)


Rate this post
useful
not useful
Benjamin L. wrote:
> out1 doesn't have a value at the beginning
Of course it has.
It has a undefined or (if you have been clever) any initialized value...

> out1 hasn't been calculated from the first module.
What kind of "module" ist that? Is it combinatorial or is it registered?

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.