EmbDev.net

Forum: FPGA, VHDL & Verilog help please.:)


von Atis (Guest)


Attached files:

Rate this post
useful
not useful
Hej.
I am very new in VHDL.
Can you help me to solv these exercises?

von Jan H. (janhenrik)


Rate this post
useful
not useful
Show us what you already came up with and we will help you answer open 
questions :)

von man of wisdom (Guest)


Rate this post
useful
not useful
Atis wrote:
> Hej.
> I am very new in VHDL.
> Can you help me to solv these exercises?

Relax, you do not need VHDL to solve these exercise, just basic 
knowledge about sequential logic.

von PittyJ (Guest)


Rate this post
useful
not useful
I have to go to work on monday.
Anyone here, who wants to help me?

von Jan H. (janhenrik)


Rate this post
useful
not useful
PittyJ wrote:
> I have to go to work on monday.
> Anyone here, who wants to help me?

Yep, but we wont do your homework for you...

von Lothar M. (Company: Titel) (lkmiller) (Moderator)


Rate this post
useful
not useful
It's fairly easy: start with the work and if it doesn't go further on, 
then ask about a  particular problem. But no way with: who wants to do 
my school exercises?

von Daniel A. (daniel-a)


Rate this post
useful
not useful
Tipp: The addition z=mod(a+b,2) is in fact the same as z=a xor b. You 
know the initial state of each variable. Just move the values according 
to the arrows and do the operations if they lead to an operator.

XOR:
1
a b z
2
0 0 0
3
1 0 1
4
0 1 0
5
1 1 0

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.