EmbDev.net

Forum: FPGA, VHDL & Verilog Implementation error due to UCF FILE (MOJO)


Implementation error due to UCF FILE (MOJO)
von George S. (Company: nonne) (georgesaman)

Rate this post
• ▲ useful
▼ not useful 
I get it this error when i generate bin file, I am using Xilinx ISE and 
it shows that the synthesize part is done. I am new to VHDL and FPGA 
development.




---------*--**-*-*-*-*-*-*-*-*-*-*--*-*-*-*-*--*-*-*-*-*-*-*-**-*-*-*-
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <NET "led<6>" LOC = P124 ;>
   [D:/MOJO/verilog/mojo-base-project-master/mojo-base-project-master/src/m 
ojo.u
   cf(12)]: NET "led<6>" not found.  Please verify that:
   1. The specified design element actually exists in the original 
design.
   2. The specified object is spelled correctly in the constraint source 
file.

WARNING:ConstraintSystem - A target design object for the Locate 
constraint
   '<NET "led<6>" LOC = P124 ;>
   [D:/MOJO/verilog/mojo-base-project-master/mojo-base-project-master/src/m 
ojo.u
   cf(12)]' could not be found and so the Locate constraint will be 
removed.

ERROR:ConstraintSystem:59 - Constraint <NET "led<7>" LOC = P123 ;>
   [D:/MOJO/verilog/mojo-base-project-master/mojo-base-project-master/src/m 
ojo.u
   cf(13)]: NET "led<7>" not found.  Please verify that:
   1. The specified design element actually exists in the original 
design.
   2. The specified object is spelled correctly in the constraint source 
file.

WARNING:ConstraintSystem - A target design object for the Locate 
constraint
   '<NET "led<7>" LOC = P123 ;>
   [D:/MOJO/verilog/mojo-base-project-master/mojo-base-project-master/src/m 
ojo.u
   cf(13)]' could not be found and so the Locate constraint will be 
removed.

Done...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     2
  Number of warnings:   2

Total memory usage is 192172 kilobytes

Total REAL time to NGDBUILD completion:  21 sec
Total CPU time to NGDBUILD completion:   21 sec

One or more errors were found during NGDBUILD.  No NGD file will be 
written.

Writing NGDBUILD log file "gates2_top.bld"...

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: Implementation error due to UCF FILE (MOJO)
von Duke Scarring (Guest)

Rate this post
• ▲ useful
▼ not useful 
George S. wrote:
> ERROR:ConstraintSystem:59 - Constraint <NET "led<6>" LOC = P124 ;>
>    [D:/MOJO/verilog/mojo-base-project-master/mojo-base-project-master/src/m
> ojo.u
>    cf(12)]: NET "led<6>" not found.  Please verify that:
>    1. The specified design element actually exists in the original
> design.
>    2. The specified object is spelled correctly in the constraint source
> file.

You need to set a signal to outputs led<6> and led<7> in your code:
1
module ...

2
...

3
...

4
5
led[6] <= '1';

6
led[7] <= '0';

7
8
endmodule

If you have no signal assignment than the signal will be optimized away.

Duke

  


  




  

    Report post Edit Delete Quote selected text Reply Reply with quote
  








    

    

       Watch this topic

      |
         Disable multi-page view

    

        


Please log in before posting. Registration is free and takes only a minute.



  Existing account

  


  
  

  
    

      

        
          
        
        
          
        
      

      

        
          
        
        
          
        
      

    


    
    
    





  Do you have a Google/GoogleMail account? No registration required!

  Log in with Google account
  





  No account? Register here.