How to connect two FPGAs and get the speed of 40 Gbit/s

Guest #4643905
Rate this post
• ▲ useful
▼ not useful
which FPGA?
How much knowldege do you have?

Some FPGAs offer serdes blocks which are capable of up to 32Gbit/s per 
link.
But those are complicated and have many requirements regarding routing 
quality.
Guest #4643956
Rate this post
• ▲ useful
▼ not useful
@Schlumpf
I have no problem, i want to help komo. Either you have a problem to 
distinguish between me and Komo or you see to be very rude.

@Komo
Some more information would be helpfull. But to work with an design 
which processes 40 Gbit/s will bring some surprising difficulties for 
you.

best regards
Guest #4644468
Rate this post
• ▲ useful
▼ not useful
Xilinx offers you FPGAs with high-speed serdes. For 40 gbps (pure net 
rate?) you will currently need multiple lanes. It is useful to pack a 
lightweight protocol core like Aurora on it.

There you can combine 5x 10,3Gbps links and have a nice streaming 
Interface on both sides.

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.