Alternatiive to reduce the number of logic elements in division

Guest #4600974
Rate this post
useful
not useful
Hallo,

This division consumes a lot of logic elements which affects the timing. 
Since the denominator can vary according to the incoming value, I am not 
able to equate it to a 2**x value which reduces the logic elements.
1
timer_us := SYS_FREQ/(ctr_freq)-1; -- say (40000000/1000000 -1)
Any suggestions?
Moderator (Company: Titel) #4601439
Rate this post
useful
not useful
Vik wrote:
> This division consumes a lot of logic elements which affects the timing.
A pure combinatorial division is extremely demanding.
So usually a division in hardware is done in several steps (like a 
division by hand on a sheet of paper: each digit is one step of 
calculation). Therefore such a division takes several clock cycles.
Have a look there (try Google translator, its German): 
http://www.lothar-miller.de/s9y/archives/29-Division-in-VHDL.html

Reply

Please log in before posting.

or

Log in with Google account

Registration is free and takes only a minute.

Register now