EmbDev.net

Forum: FPGA, VHDL & Verilog Implement filter in verilog


Implement filter in verilog
von Qq Q. (promach)

Attached files:
Rate this post
• ▲ useful
▼ not useful 
Dear all verilog seniors.

I am doing a small school project to design an image filter in verilog.

It can be summarized in this picture:
http://imageshack.com/a/img924/2851/Rt9ZI6.png

I have the following filter equation


h[i][j] = A*h[i-1][j-1] + B*h[i][j-1] + C*h[i+1][j-1] + D*h[i-1][j] + 
E*h[i][j] + F*h[i+1][j] + G*h[i-1][j+1] + H*h[i][j+1] + I*h[i+1][j+1]


However, I have no prior knowledge in RTL/verilog.


How should I proceed ?

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: Implement filter in verilog
von Lothar M. (Company: Titel) (lkmiller) (Moderator)

Rate this post
• ▲ useful
▼ not useful 
Qq Q. wrote:
> How should I proceed ?
You shuld get a clear picture about the hardware you are using. Then 
you can describe this hardware with the Hardware Description 
Language Verilog.

So: What is the target of the design? Is it just for simulation? Where 
is the "raw image" stored? And where should the "filtered pixwls be 
stored? How can you access those memories? How big are those pictures? 
Can you fit them inside an FPGA?
Make a sketch with modules (adresscounter, memory, arithmetic unit) of 
this hardware. Think about necessary signals between the modules. Then 
you can try to desrcibe your task.

BTW:
If you never used Verilog before you should/must start with much simpler 
excersies: a flashing light, a chasing light, ...

: Edited by Moderator
Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.