Guest
#4481861
Hi members, I have 4 different memories of same depth and width. so i have a write logic with which i can select memory with 2 bit control signal.. also I am generating address signals depending on my memory selection. problem: i can write to next memory only when i complete writing all memory locations of 1st memory...i.e i should sample my next control signal only when i finish all memory locations of first memory eg:if control signal is 00 memory1 is selected and my address counter starts counting from 000 to 111 (data also sent in parellel)...once complete....then sample next control signal for writing memory2...