EmbDev.net

Forum: FPGA, VHDL & Verilog UART with Adder


von Maxim M. (max_min)


Rate this post
useful
not useful
Hi,
i need to interface the UART implemented in VHDL, with a full adder ,
to take the output of the uart and add it to the input of the UART
any help please?

von user (Guest)


Rate this post
useful
not useful
is this your homework?

von Maxim M. (max_min)


Rate this post
useful
not useful
No this my grandma homework

von Falk (Guest)


Rate this post
useful
not useful
Beware of the death adder!

https://en.wikipedia.org/wiki/Death_adder

;-)

von Lothar M. (Company: Titel) (lkmiller) (Moderator)


Rate this post
useful
not useful
Maxim M. wrote:
> Hi, i need to interface the UART implemented in VHDL
What UART?

> with a full adder
Of course. In VHDL a '+' operator results in a full (featured) adder. So 
thats the most simple part of your grannys homework.

> to take the output of the uart and add it to the input of the UART
????

> any help please?
Of course. But first YOU show something that your granny wrote, then WE 
can discuss about. No one here wants to do your grannys homework on his 
own...

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.