what's problem this top&design

frowerwolrd Guest 2015-12-19 15:16 #4395123

Rate this post

•	▲ useful ▼ not useful

module diceroll(
  input    wire           CLK,
  input    wire           RST,
  input    wire           roll,
  output   wire   [2:0]   dice1,
  output   wire   [2:0]   dice2
  reg [7:0] lfsr1;
  reg [4:0] lfsr2;
  wire [7:0] temp1;
  wire [4:0] temp2;
  assign temp1 = lfsr1 % 6 + 1;
  assign temp2 = lfsr2 % 6 + 1;
  assign dice1 = (roll) ? temp1[2:0] : 3'b000;
  assign dice2 = (roll) ? temp2[2:0] : 3'b000;  
  always @ (posedge CLK or posedge RST)
    begin
      if(RST)
        lfsr1 <= 8'b00000001;
      else
        begin
          lfsr1[0] <= lfsr1[3] ^ lfsr1[4] ^ lfsr1[5] ^ lfsr1[7];
          lfsr1[1] <= lfsr1[0];
          lfsr1[2] <= lfsr1[1];
          lfsr1[3] <= lfsr1[2];
          lfsr1[4] <= lfsr1[3];
          lfsr1[5] <= lfsr1[4];
          lfsr1[6] <= lfsr1[5];
          lfsr1[7] <= lfsr1[6];
        end
  always @ (posedge CLK or posedge RST)
    begin
      if(RST)
        lfsr2 <= 5'b00001;
      else
        begin
          lfsr2[0] <= lfsr2[4] ^ lfsr2[2];
          lfsr2[1] <= lfsr2[0];
          lfsr2[2] <= lfsr2[1];
          lfsr2[3] <= lfsr2[2];
          lfsr2[4] <= lfsr2[3];
        end
endmodule
module dice_top (
    input   wire            CLK,
    input   wire            RST,
    input   wire            Rb,
    output  reg     [2:0]   dice1,
    output  reg     [2:0]   dice2,
    output  reg             win,
    output  reg             lose
    wire    [2:0]   a;
    wire    [2:0]   b;
    wire            roll;
    wire            win_w;
    wire            lose_w;
    always @*
    begin
        dice1<=a;
        dice2<=b;
        win<=win_w;
        lose<=lose_w;
    DICE    top  (
        .CLK        (CLK),
        .RST        (RST),
        .dice1      (a),
        .dice2      (b),
        .Rb         (Rb),
        .win        (win_w),
        .lose       (lose_w),
        .roll       (roll)
    diceroll      dice(
        .CLK        (CLK),
        .RST        (RST),
        .roll       (roll),
        .dice1      (a),
        .dice2      (b)
endmodule

Error-[URMI] Unresolved modules
testbench.sv, 27
"DICE top( .RST (RST),  .CLK (CLK));"
  Module definition of above instance is not found in the design.

1 error

I DO NOT known..

Reply Quote Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report post