EmbDev.net

Forum: FPGA, VHDL & Verilog Generation of gating signals using VHDL and FPGA


Generation of gating signals using VHDL and FPGA
von Nirav B. (Company: Uvic) (nirav_bhatt)

Attached files:
Rate this post
• ▲ useful
▼ not useful 
I have a code to generate gating signals and need help to have a dead 
gap in between the two output signals G1 and G2 of 200 nanoseconds 
through out the operation period.
When i say dead gap there should be no output at that time not in G1 nor 
in G2.
Picture 1 (attached) shows the exact need of the operation.
Code is attached for reference.

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: Generation of gating signals using VHDL and FPGA
von Lothar M. (Company: Titel) (lkmiller) (Moderator)

Rate this post
• ▲ useful
▼ not useful 
Two things first:
1. jpeg ist NOT an adequate format for screenshots.
Use png instead (have a look at the artifacts around the letters).
2. a screenshot ist not an adequate format for a VHDL code file.
Use a *.vhd text file instead (its much easier to copy&paste something).

Nirav B. wrote:
> and need help to have a dead gap in between the two output signals G1
> and G2 of 200 nanoseconds through out the operation period.
You are lucky: 200ns are 10*20ns, and 20ns is your clock. But: i cannot 
find that value in the sketch. There the dead gap is 10ns... :-o
Why are there several signal changes on the rising and several on the 
falling edge?
I cannot find the signals (start*) from the sketch in the code.

Why that "phases"-loop inside this module. I would write one PWM and 
instatiante it "phases" times in the upper-level module. In that case 
you only have to proof that this single PWM is running fine.
In your case you will never be able to test the whole range of 
possibilities (becuase there is no range, even a negative number of 
"phases" is allowed as generic...).

All in all it should be fairly easy here: you simply need to crate the 
PWM. After having that you generate the dead time between the outputs.

I'm doing the dead time generation for a H-bridge that way:
http://www.lothar-miller.de/s9y/archives/58-Totzeit-fuer-H-Bruecke.html

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.