I write VHDL code that make sine wave (sinewave.vhd). I also wirte Test Bench (sinewave_TB.vhd) to the sine wave code. After i "Analysis & Synthesis" the sinewave.vhd i click on the butten "RTL Simulation" and the ModelSim open but not run (don't view variables) the simulation (don't run the sinewave_TB.vhd). what is the problem?
Aviv Y. wrote: > and the ModelSim open but not run (don't view variables) the simulation > (don't run the sinewave_TB.vhd). Show a screenshot of your ModelSim.
I add a print screen of the ModelSim. waht is the problem?
Attached files:
-
PrintScreen_ModelSim_sinewave.jpg
(230 KB)
Guest
#4359358
Why do you have a second library called rtl_work? Where is the (compiled) testbench? Try the following commands in the window on the bottom (on the 'ModelSim>' prompt):
1 | |
2 | |
3 | |
4 | |
5 | |
6 | |
Post the error messages, in case they appear. Rick