EmbDev.net

Forum: FPGA, VHDL & Verilog How to port map selected signals from a large vector to smaller one


How to port map selected signals from a large vector to smaller one
von Rohan Narkhede (Guest)

Rate this post
• ▲ useful
▼ not useful 
Hi,

I need a help.

I want to map a input port of D flip flop (named 'din') which is 
STD_LOGIC_VECTOR(7 downto 0) with the internal signal sumf : 
STD_LOGIC_VECTOR (24 downto 0) such that I want to map elements 
23,22,21,20,15,14,13,12,7...to 0 of sumf to port din.


I write the code :

din=>(sumf(23 downto 20, 15 downto 12, 7 downto 0)).

I get an error "Sliced name is allowed only on single dimensional 
array". What is the procedure to port map selected elements in vector to 
other vector as in this case?

Thanks and regards,
Rohan Narkhede

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: How to port map selected signals from a large vector to smaller one
von Rohan Narkhede (Guest)

Rate this post
• ▲ useful
▼ not useful 
Sorry, I mean to say din is of of size 16:

din : in STD_LOGIC_VECTOR (15 downto 0);

Report post Edit Delete Quote selected text Reply Reply with quote
Re: How to port map selected signals from a large vector to smaller one
von nerved (Guest)

Rate this post
• ▲ useful
▼ not useful 
Rohan Narkhede wrote:
> I write the code :
>
> din=>(sumf(23 downto 20, 15 downto 12, 7 downto 0)).

while din is std_logic_vector (7 downto 0) is only 8 Bit wide, you cant 
put in 16 Bits!

Either you define din as std_logic_vector (15 downto 0) and try this:

[code] din <= sumf(23 downto 20) & sumf(15 downto 12) & sumf(7 downto 
0);

Or you have to serialize the signal an feed in two cycles.

Report post Edit Delete Quote selected text Reply Reply with quote
Re: How to port map selected signals from a large vector to smaller one
von nerved (Guest)

Rate this post
• ▲ useful
▼ not useful 
Rohan Narkhede wrote:
> Sorry, I mean to say din is of of size 16:
>
> din : in STD_LOGIC_VECTOR (15 downto 0);

Sorry, i didnt read yout secon post...

I think, this should work:

1
 din <= sumf(23 downto 20) & sumf(15 downto 12) & sumf(7 downto 

2
0);

Report post Edit Delete Quote selected text Reply Reply with quote
Re: How to port map selected signals from a large vector to smaller one
von Lothar M. (Company: Titel) (lkmiller) (Moderator)

Rate this post
• ▲ useful
▼ not useful 
Rohan Narkhede wrote:
> What is the procedure to port map selected elements in vector to other
> vector as in this case?
The keyword here is the concatenation operator "&"
Have a very, very close look what it does. Its a very essential operator 
in VHDL. Its the "glue" that puts bits to vectors, and parts of vectors 
to longer vectors...

: Edited by Moderator
Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.