EmbDev.net

Forum: FPGA, VHDL & Verilog Error: Coudl not Implement register on this clock edge

Error: Coudl not Implement register on this clock edge

von Rex (Guest)

2015-09-25 15:22

Rate this post

0	▲ useful ▼ not useful

Hi all,

I want to reset the variable v_count to 0 at the rising-edge of input 
port i_pulse_run. But I get the following errors:

Error: Could not Implement register on this clock edge. and
Error (10821): HDL error at PWM_Gen.vhd(85): can't infer register for 
"CTRL:v_count[15]" because its behavior does not match any supported 
register model.

How else can I reset the variable to 0. I want to reset it only at the 
rising edge of signal i_pulse_run.

Any suggestions are welcomed.
Thanks

LIBRARY IEEE;
USE IEEE.numeric_std.all;
USE IEEE.std_logic_1164.all;
..
..
..
CTRL : PROCESS(i_Reset, i_Clock,i_pwm_pulse_run)

  variable v_PWMout        : std_logic;          
  variable v_intPWMvalue    : integer range 0 to 8192;  
  variable  v_updatePWMvalue  : std_logic;          
  variable v_count : integer range 0 to 65535;
  
BEGIN
IF i_Reset = '0' THEN
    -- Asynchronous reset
    o_PWM        <= '0';
    s_PWMCounter     <= 0;
    v_updatePWMvalue  := '0';
  ELSIF rising_edge(i_Clock) THEN
    -- Increment the PWM counter
     
    IF s_PWMCounter < i_PWM_Freq_Div - 1 THEN
      s_PWMCounter   <= s_PWMCounter + 1;
    ELSE
      s_PWMCounter   <= 0;
      if rising_edge(i_pulse_run) then
      v_count := 0; -- Error 
      end if;
      if i_pwm_pulse_en = '1' AND  v_count < i_pulse_count +1 THEN
         v_count := v_count + 1;
      END IF;
    END IF;

..
..
END IF;
END PROCESS CTRL;

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote

Re: Error: Coudl not Implement register on this clock edge

von Lothar M. (lkmiller) (Moderator)

2015-09-25 16:23

Rate this post

0	▲ useful ▼ not useful

Rex wrote:
> ELSIF rising_edge(i_Clock) THEN
>   ....
>       if rising_edge(i_pulse_run) then
In what hardware may have two different signals a rising edge at the 
very same time?
And what kind of hardware device may be able to be triggered on two 
clocks?
I don't know any. At least not insid any FPGA nowadays...

> I want to reset the variable v_count to 0 at the rising-edge of input
> port i_pulse_run.
Then you must sync in this asynchronous signal and implement a 
edge-detection:

-- shift register for edge-detection
signal sr_pulse_run : std_logic_vector(1 downto 0) := "00";
:
:
-- sync in the "run pulse" with a shift register
sr_pulse_run <= sr_pulse_run(0) & i_pulse_run when rising_edge(i_Clock);
:
:
IF i_Reset = '0' THEN       ----<<<< That is usually not neccessary!
    -- Asynchronous reset
    o_PWM        <= '0';
    s_PWMCounter     <= 0;
    v_updatePWMvalue  := '0';
  ELSIF rising_edge(i_Clock) THEN
    -- Increment the PWM counter
     
    IF s_PWMCounter < i_PWM_Freq_Div - 1 THEN
      s_PWMCounter   <= s_PWMCounter + 1;
    ELSE
      s_PWMCounter   <= 0;
      if sr_pulse_run="01" then     ---- rising edge on signal
      v_count := 0; -- Error 
      end if;
      if i_pwm_pulse_en = '1' AND  v_count < i_pulse_count +1 THEN
         v_count := v_count + 1;
      END IF;
    END IF;




And tell me: why the heck do you use so many variables? Did you program 
processors in the last time?

2015-09-25 16:23: Edited by Moderator

Report post Edit Delete Quote selected text Reply Reply with quote

Watch this topic |

Disable multi-page view

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

Post long source code as attachment, not in the text
Posting advertisements is forbidden.

Formatting options

[c]C code[/c]
[avrasm]AVR assembler code[/avrasm]
[vhdl]VHDL code[/vhdl]
[code]code in other languages, ASCII drawings[/code]
[math]formula (LaTeX syntax)[/math]

Contact – Data privacy information – Advertising on EmbDev.net