multiple schematicsheet connections

OP (Company: Hugh T Smith) #4273000
Rate this post
• ▲ useful
▼ not useful
I'm currently building a project with multiple schematics because I work 
better with hardware than HDL. The problem I'm having is getting BUSS 
definitions to pass from 1 schematic to the other.

Screen_1 shows the source connections and Screen_2 shows the 
destination.
Screen_3 shows the error message when I synthesize.

I need a hardware expert to tell me whats going on, or is hardware an 
outdated concept.

Thanks in advance
Hugh
Attached files:
Moderator (Company: Titel) #4273128
Rate this post
• ▲ useful
▼ not useful
Hugh S. wrote:
> I'm currently building a project with multiple schematics
With what toolchain?

> because I work better with hardware than HDL.
Thats an odd argument. Have a look at this (try google translate, its 
german): Beitrag "kruder Fehler bei FPGA-Programmierung (ISE WEBpack-Schematic)"
Those guys tried schematics, but ended a few days later with VHDL...

> or is hardware an outdated concept.
Its a dead end road.

Can you open or edit or simply view a 15 years old schematic with a new 
software version?
No?
Can you open a 15 year old text file?
Yes!

How do you compare two schematics?
How do you compare two text files?

Verilog and VHDL are simple text files...

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.