EmbDev.net

Forum: FPGA, VHDL & Verilog multiple schematicsheet connections


multiple schematicsheet connections
von Hugh S. (Company: Hugh T Smith) (smithh)

Attached files:
Rate this post
• ▲ useful
▼ not useful 
I'm currently building a project with multiple schematics because I work 
better with hardware than HDL. The problem I'm having is getting BUSS 
definitions to pass from 1 schematic to the other.

Screen_1 shows the source connections and Screen_2 shows the 
destination.
Screen_3 shows the error message when I synthesize.

I need a hardware expert to tell me whats going on, or is hardware an 
outdated concept.

Thanks in advance
Hugh

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: multiple schematicsheet connections
von Lothar M. (Company: Titel) (lkmiller) (Moderator)

Rate this post
• ▲ useful
▼ not useful 
Hugh S. wrote:
> I'm currently building a project with multiple schematics
With what toolchain?

> because I work better with hardware than HDL.
Thats an odd argument. Have a look at this (try google translate, its 
german): Beitrag "kruder Fehler bei FPGA-Programmierung (ISE WEBpack-Schematic)"
Those guys tried schematics, but ended a few days later with VHDL...

> or is hardware an outdated concept.
Its a dead end road.

Can you open or edit or simply view a 15 years old schematic with a new 
software version?
No?
Can you open a 15 year old text file?
Yes!

How do you compare two schematics?
How do you compare two text files?

Verilog and VHDL are simple text files...

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.