SPI_slave testbench

puka1012 Guest #4250831
Rate this post
• ▲ useful
▼ not useful 
Hi,

can someone please help me how to write the test bench for the spi_slave
from opencores.org.However there is a code for the test
bench(spi_loopback_test) along with the main design module but its for
both master slave parallel interface and in no ways it is related to
spi_slave for example(CPOL AND CPHA are different,PREFTECH number is
different).I tried my best to write the test bench code but its getting
complicated beacuse of its lengthiness.60 to 70 percent of the code i
assume i have done it and u can see in the attachment and if someone
could help me to finish it or provide the rest of the code in case you
have free time.spi_slave and spi_loopback_test are also attached.With
Reference to spi_loopback_tet i hav written the testbench code
Attached files:
Reply Quote Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report post
Watch this topic

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Your name and e-mail address

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.