SPI_slave testbench

puka1012 Guest 2015-08-28 14:14 #4250831

Rate this post

•	▲ useful ▼ not useful

Hi,

can someone please help me how to write the test bench for the spi_slave
from opencores.org.However there is a code for the test
bench(spi_loopback_test) along with the main design module but its for
both master slave parallel interface and in no ways it is related to
spi_slave for example(CPOL AND CPHA are different,PREFTECH number is
different).I tried my best to write the test bench code but its getting
complicated beacuse of its lengthiness.60 to 70 percent of the code i
assume i have done it and u can see in the attachment and if someone
could help me to finish it or provide the rest of the code in case you
have free time.spi_slave and spi_loopback_test are also attached.With
Reference to spi_loopback_tet i hav written the testbench code

Attached files:

spi_slave.vhd (33.3 KB) | highlighted code
spi_verification.vhd (11.6 KB) | highlighted code
spi_loopback_test.vhd (13.8 KB) | highlighted code

Reply Quote Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report post

P. K. (pek) 2015-08-28 14:27 #4250856

Rate this post

•	▲ useful ▼ not useful

The simulation that comes along with the SPI IP seems to be for both, 
master and slave, so set it up with both (if you are not interested in 
the master, well then it serves just as simulation model...).

Reply Quote Edit Delete Report post

Lothar M. (lkmiller) Moderator (Company: Titel) 2015-08-28 14:56 #4250900

Rate this post

•	▲ useful ▼ not useful

puka1012 wrote:
> can someone please help me
Pls NO double posts, and NO English posts in the German forum.

I think I mentioned the second already several times, didn't I?