EmbDev.net

Forum: FPGA, VHDL & Verilog From java to FPGA (general concept)


From java to FPGA (general concept)
von Junior H. (Company: University) (junior_hpc)

Rate this post
• ▲ useful
▼ not useful 
Hello everybody. I would like to develop a word counter for my FPGA 
starting from Java but I'm not sure how to proceed. The idea is to 
create a Java circuit description of the application using JHDL in order 
to generate the netlist and then push it into my FPGA. Is it how the 
steps should go?

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: From java to FPGA (general concept)
von Lothar M. (Company: Titel) (lkmiller) (Moderator)

Rate this post
• ▲ useful
▼ not useful 
Junior H. wrote:
> The idea is to create a Java circuit description of the application
> using JHDL in order to generate the netlist
What toolchain is able to handle this?
In what manner is Java suitable to describe hardware?

Report post Edit Delete Quote selected text Reply Reply with quote
Re: From java to FPGA (general concept)
von rm (Guest)

Rate this post
• ▲ useful
▼ not useful 
After creating the EDIF netlist, you will need to run the FPGA vendor's 
tools which convert an EDIF netlist to a bitstream. In case of Xilinx, 
these might be the Alliance or Foundation tools. At any rate, the 
execution of these tools is outside the scope of this JHDL getting 
started guide and will be specific to your FPGA site setup.

more on:
http://www.jhdl.org/documentation/starter.html

Report post Edit Delete Quote selected text Reply Reply with quote
Re: From java to FPGA (general concept)
von Junior H. (Company: University) (junior_hpc)

Rate this post
• ▲ useful
▼ not useful 
Lothar M. wrote:
> Junior H. wrote:
>> The idea is to create a Java circuit description of the application
>> using JHDL in order to generate the netlist
> What toolchain is able to handle this?
> In what manner is Java suitable to describe hardware?

JHDL is a software that given a Java hardware description as parameter 
(basically are java files that contains methods to describe input, 
output and behaviour of hardware components) it outputs a netlist.
more on: http://www.jhdl.org/documentation/starter.html

rm wrote:
> After creating the EDIF netlist, you will need to run the FPGA vendor's
> tools which convert an EDIF netlist to a bitstream. In case of Xilinx,
> these might be the Alliance or Foundation tools. At any rate, the
> execution of these tools is outside the scope of this JHDL getting
> started guide and will be specific to your FPGA site setup.
>
> more on:
> http://www.jhdl.org/documentation/starter.html

I have a Xilinx Artix 7. I Should use Vivado, isn't it? Anyway, guessing 
from your posts it seems the right direction.

Thanks to you all.

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.