Decoder 3:8 simulation with out test bench

Sayeed wrote:
> I need a help to simulate decode  VHDL core in ISIM.
And what is your actual problem? How far do you get? And what problems 
do you encounter? What is your specific 3:8 decoder doing? And how 
does your decoder "core" look like?