State Machine for SPI Master/Slave Interface

Nayan P. (nay) OP 2015-02-08 21:10 #4004456

Rate this post

•	▲ useful ▼ not useful

Dear all,

I am trying to write a state machine that checks to see if correct data 
is being received on the SPI link by lighting an LED.

I have written a code but I am not sure if I am writing the state 
machine correctly, it definitely does not compile.

Here is the code that I have written in relation to the test bench, 
please find the file attached.

library IEEE; -- Reference for VHDL source code  
use IEEE.STD_LOGIC_1164.all; -- Package defined in the IEEE (Found in library IEEE)
-- Entity declaration
entity spi_statemachine is
   generic (n: positive := 16; -- Number of bits
  port (-- Master --                        
      di_m: in std_logic_vector(15 downto 0);
      wren_m: in std_logic;
      -- Slave --
      do_s: out std_logic_vector(15 downto 0);
      do_valid_s: out std_logic;
      -- Clock operation --
      rst_i: in std_logic;
      clk_i: in std_logic;
      -- Output detection --
      correct: out std_logic);
end spi_statemachine;
-- Architecture behaviour
architecture detect of spi_statemachine is
type state_type is (createData, writeData, delay, writeEnable,
              checkValid, receivedData, checkFinished);  -- Enumeration type
signal state: state_type;
  P1: process (clk_i, rst_i) -- Clock and reset
  variable dataLength: integer := n; -- Length of data
  variable count: integer := 1;
    if rst_i = '0' then -- Reset operation used initialize all signals to predetermined state
      state <= createData; 
    elsif clk_i'event and clk_i = '1' then  -- Signal attribute used to test for a change on a signal
      case state is
        when createData =>
            state <= writeData;
          else
            state <= createData;
          end if;
        when writeData =>
            di_m <= std_logic_vector(to_unsigned(dataLength,n)); -- Write data
            state <= delay;
        when delay =>
            count := count + 1;
          if (count > 1) then
            state <= writeEnable;
          count := 0;
          else
            state <= delay;
          end if;
        when writeEnable =>
          wren_m <= '1';
          state <= checkValid;
        when checkValid =>
          wren_m <= '0';
          state <= receivedData;
        when receivedData =>
          if do_s = di_m then
            state <= checkFinished;
          end if;
        when checkFinished =>
          correct <= '1';
        when others => null;
      end case;
    end if;
  end process;
end detect;


Any kind of help will be appreciated.

Kind regards,

Nay

Attached files:

spi_test_Waveform.PNG (69 KB)

Reply Quote Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report post

ruusel Guest 2015-02-08 21:28 #4004476

Rate this post

•	▲ useful ▼ not useful

Hi nayan,
you have a lot of mistakes in your syntax. Check your brackets and be 
sure that every if has its else end endif aso...

Reply Quote Edit Delete Report post

Nayan P. (nay) OP 2015-02-09 16:08 #4005528

Rate this post

•	▲ useful ▼ not useful

ruusel wrote:
> Hi nayan,
> you have a lot of mistakes in your syntax. Check your brackets and be
> sure that every if has its else end endif aso...

Thank you for the reply.

How do I declare an output from the slave component to the code that I 
am writing above?

Kind regards,

Nayan

Reply Quote Edit Delete Report post

Lothar M. (lkmiller) Moderator (Company: Titel) 2015-02-09 16:56 #4005600

Rate this post

•	▲ useful ▼ not useful

Nayan Patel wrote:
> How do I declare an output from the slave component to the code that I
> am writing above?
What slave?

> it definitely does not compile.
But you get no warnings or error messages?

> Here is the code that I have written in relation to the test bench
So the waveform picture is what your code should do after being 
completed? Where's the testbench for that waveform?

Reply Quote Edit Delete Report post

Nayan P. (nay) OP 2015-02-10 10:07 #4006422

Rate this post

•	▲ useful ▼ not useful

Lothar Miller wrote:
> Nayan Patel wrote:
>> How do I declare an output from the slave component to the code that I
>> am writing above?
> What slave?
>
>> it definitely does not compile.
> But you get no warnings or error messages?
>
>> Here is the code that I have written in relation to the test bench
> So the waveform picture is what your code should do after being
> completed? Where's the testbench for that waveform?

I am using a master block to send data to the slave block and the state 
machine block will check to see if the correct data is received.

I get the following error message:

Error (10482): VHDL error at spi_statemachine.vhd(70): object "do_o" is used but not declared


I am trying to assign the output 'do_o' of the slave block to the input 
'di_m' of my state machine block.

Please find the file of the test bench attached.

Kind regards,

Nayan

Attached files:

spi_test.vhd (9.49 KB) | highlighted code

Reply Quote Edit Delete Report post

Lothar M. (lkmiller) Moderator (Company: Titel) 2015-02-10 10:23 #4006447

Rate this post

•	▲ useful ▼ not useful

Nayan Patel wrote:
> Please find the file of the test bench attached.
This here could be cut down several lines:

-- Clock generator (50% duty cycle)
  -- Master clock --
  -- Serial clock --
  clk_process_serial: process        -- Identifying the process
  begin                        -- Begin process
       sclk_i <= '0';              -- Serial clock signal is '0'.
       wait for clk_period/2;          -- Serial clock signal is '0' for 5ns
       sclk_i <= '1';              -- Serial click signal is '1'
       wait for clk_period/2;          -- Serial clock signal is '1' after 10ns
  end process clk_process_serial;      -- End process
  -- Parallel clock --
  clk_process_parallel: process        -- Identifying the process
  begin                        -- Begin process
       pclk_i <= '0';              -- Slave clock signal is '0'.
       wait for clk_period/2;          -- Slave clock signal is '0' for 5ns
       pclk_i <= '1';              -- Slave clock signal is '1'
       wait for clk_period/2;          -- Slave clock signal is '1' after 10ns
  end process clk_process_parallel;    -- End process
  -- Slave clock --
    clk_process_slave: process        -- Identifying the process
  begin                        -- Begin process
       clk_i <= '0';                -- Slave clock signal is '0'.
       wait for clk_period/2;          -- Slave clock signal is '0' for 5ns
       clk_i <= '1';                -- Slave clock signal is '1'
       wait for clk_period/2;          -- Slave clock signal is '1' after 10ns
  end process clk_process_slave;      -- End process

Just by this here:

-- Clock generator (50% duty cycle)
  clk_i  <= not clk_i after clk_period/2; 
  sclk_i <= clk_i;
  pclk_i <= clk_i;


Nayan Patel wrote:
> I get the following error message:
I cannot find do_o in any of the VHDL code you provided. Is it hidden 
somewhere else?

And of course, this here won't work at all:

      do_s: out std_logic_vector(15 downto 0);
          if do_s = di_m then    -- it is not allowed to read an output port!

In VHDL a output cannot be read.

Reply Quote Edit Delete Report post

Nayan P. (nay) OP 2015-02-10 10:50 #4006510

Rate this post

•	▲ useful ▼ not useful

Lothar Miller wrote:
> Nayan Patel wrote:
>> I get the following error message:
> I cannot find do_o in any of the VHDL code you provided. Is it hidden
> somewhere else?

The output 'do_o' is read from the slave block, please find the file of 
the master block and slave block attached.

Kind regards,

Nayan

Attached files:

spi_master.vhd (42.7 KB) | highlighted code
spi_slave.vhd (33.3 KB) | highlighted code

Reply Quote Edit Delete Report post

Lothar M. (lkmiller) Moderator (Company: Titel) 2015-02-10 11:10 #4006558

Rate this post

•	▲ useful ▼ not useful

And where is the file with the line of code causing the errror:
spi_statemachine.vhd(70)

Heck, it is so exhausting to worm every small bit of information out of 
someone...  :-/

Reply Quote Edit Delete Report post

Nayan P. (nay) OP 2015-02-10 11:25 #4006579

Rate this post

•	▲ useful ▼ not useful

Lothar Miller wrote:
> And where is the file with the line of code causing the errror:
> spi_statemachine.vhd(70)
>
> Heck, it is so exhausting to worm every small bit of information out of
> someone...  :-/

Apologies for the confusion, please find state machine file attached.

I have also attached the wrapper (Top-level entity) for the 'spi_master' 
and 'spi_slave' cores, to synthesize the 2 cores and test them in the 
simulator.

Kind regards,

Nayan

Attached files:

spi_statemachine.vhd (3.07 KB) | highlighted code
spi_instantiation.vhd (5.07 KB) | highlighted code

Reply Quote Edit Delete Report post