Hi guys! I'm developing a system with an inout signal, like a bus. I have two processes, driven by chip-enable signals, that they use this inout signal, but they never asssign it at the same time. Any advices with multi source error? Thanksss!
Javier PA wrote: > I have two processes, driven by chip-enable signals, that they use this > inout signal, That is a very, very ancient coding style... Maybe the synthesizer cannot resolve the chip-enables in a way that this bus can be rolled out to the necessary MUX structure. Where do those chip-enables come from? Can you show the relevant code?
Attached files:
-
medium.jpg
26 KB
I'm going to try to explain that haha. If you don't understand anything tell me please because I'm spanish and it's hard to me write what i'm thinking exactly. I'm developing an I2C slave, so I don't show my code because it's too big for my error I think. But i tried to do a scheme (attached file). i'm working with an I2C bus. firstly process1 is an i2c slave, it gets 5 bytes and ends transmision, and then ,process2 works with user logic. they never work together (I use a state machine). Both proccesses have to read and write SDA line and here it is my mystake.
For I2C use separate data out signals and combine them outside the processes.
Javier PA wrote: > But i tried to do a scheme (attached file). You cannot do this inside a real FPGA. Only for simulation you can "connect" the signals in a testbench top level. Apart from that technical possibility: it makes no sense to use an I2C bus inside an FPGA.
Watch this topic
Disable multi-page viewPlease log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
Log in with Google account
No account? Register here.