EmbDev.net

Forum: FPGA, VHDL & Verilog Multi Cycle VHDL Code


Multi Cycle VHDL Code
von Cemal U. (Company: Hacettepe University) (cemal)

Attached files:
Rate this post
• ▲ useful
▼ not useful 
Can I have some help for write this code please ?
Thanks..

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: Multi Cycle VHDL Code
von simon (Guest)

Rate this post
• ▲ useful
▼ not useful 
why don't you do it by yourself?

Report post Edit Delete Quote selected text Reply Reply with quote
Re: Multi Cycle VHDL Code
von Cemal U. (Company: Hacettepe University) (cemal)

Rate this post
• ▲ useful
▼ not useful 
Actually this is mf friend's homework. He can't really understand car 
and the control memory.

Report post Edit Delete Quote selected text Reply Reply with quote
Re: Multi Cycle VHDL Code
von Lattice User (Guest)

Rate this post
• ▲ useful
▼ not useful 
Cemal Unal wrote:
> Actually this is mf friend's homework. He can't really understand car
> and the control memory.


http://en.wikipedia.org/wiki/Microcode


btw: CAR = Control Address Register

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.