EmbDev.net

Forum: FPGA, VHDL & Verilog How to generate one pulse from a button


How to generate one pulse from a button
Author: OnePulse (Guest)
Posted on:
Rate this post
0 ▲ useful
▼ not useful 
I need help for creating only one pulse(cycle) signal on pressning of a 
button. I searched in forum and internet didn't find useful things. 
Everything is about "debouncing". I need a system debouncing+one pulse 
generator. If I press button it shall not create a signal for no longer 
than clock pulse. I am new in VHDL as well.
How can I do that?
Thanks.

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: How to generate one pulse from a button
Author: Dispol (Guest)
Posted on:
Rate this post
0 ▲ useful
▼ not useful 
"edge detection"

Youtube-Video "Rising-edge detector(VHDL)"

Report post Edit Delete Quote selected text Reply Reply with quote
Re: How to generate one pulse from a button
Author: Lothar M. (lkmiller) (Moderator)
Posted on:
Rate this post
0 ▲ useful
▼ not useful 
OnePulse wrote:
> I need a system debouncing+one pulse generator.
Try this with Google translator:
http://www.lothar-miller.de/s9y/categories/18-Flan...
And also this:
http://www.lothar-miller.de/s9y/categories/5-Entprellung

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]



Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.