EmbDev.net

Forum: FPGA, VHDL & Verilog synthesis translate_off / on


synthesis translate_off / on
von Faras (Guest)

Rate this post
0 ▲ useful
▼ not useful 
Hi,
I have a code with the following structure

--synthesis translate_off
some sort of memory implementation/ coding
--synthesis translate_on

Please let me know if deleting this piece of code will affect the final 
output from my FPGA implementation of the code.

Thanks,
Best regards,
Faras

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: synthesis translate_off / on
von Lothar M. (lkmiller) (Moderator)

Rate this post
0 ▲ useful
▼ not useful 
Faras wrote:
> Please let me know if deleting this piece of code will affect the final
> output from my FPGA implementation of the code.
It shouldn't, but that depends on your synthesizer. Check out the 
corresponding documentation.

One way could also be to implement the design two times and to compare 
the output...

Or to put a necessary instruction in between such a comment sequence...

Or to remove those comments...

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]



Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.