synthesis translate_off / on

Guest #3940102
Rate this post
• ▲ useful
▼ not useful
Hi,
I have a code with the following structure

--synthesis translate_off
some sort of memory implementation/ coding
--synthesis translate_on

Please let me know if deleting this piece of code will affect the final 
output from my FPGA implementation of the code.

Thanks,
Best regards,
Faras
Moderator (Company: Titel) #3942625
Rate this post
• ▲ useful
▼ not useful
Faras wrote:
> Please let me know if deleting this piece of code will affect the final
> output from my FPGA implementation of the code.
It shouldn't, but that depends on your synthesizer. Check out the 
corresponding documentation.

One way could also be to implement the design two times and to compare 
the output...

Or to put a necessary instruction in between such a comment sequence...

Or to remove those comments...

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.