SATA controller program execution

OP #3901701 
Hello,

I have the SATA HOST controller program from the university of 
massachusettes for ML405 board. However if I try to run the downloaded 
project on my Xilinx ISE 14.6, it gives many errors. I am just trying to 
simulate the project without connecting to the hardware. What might be 
the reason for so many errors and how should it be solved?
The snapshot of the error list is attached with this file.
I actually downloaded the project file created by one Mr: Gormann from 
this website.

http://www.ecs.umass.edu/ece/tessier/rcg/virtex4-sata/sata_core.html

I have not yet connected any hardware and just wanted to run this 
project on my Xilinx ISE 14.6. When I did so I got many errors. I want 
yo know if its required to connect the hardware before executing this 
project? Also do I need some user interface softwares like tera com, 
impact to be downloaded onto my PC as I want to implement SATA read / 
write. Is it possible that the entire project has not been uploaded by 
the designer on the website I have listed? Please suggest about how this 
problem should be solved.

I have been asked to adapt any previously written code for a SATA 
controller for the ML 605 board which we have and demonstrate the read / 
write capability and we donot have any purchased IP core. Please advice 
on how to go about doing this?
Attached files:
Reply Quote Edit Move Thread sperren Slow mode Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report Thanks
Moderator (Company: Titel) 
Sunayana C. wrote:
> I actually downloaded the project file created by one Mr: Gormann from
> this website.
Did you adapt the project file to your drive an paths? Or did you 
generate a new project file? Did you do a cleanup project files?

Just to be on the safe side: no spaces in path names...
Reply Quote Edit Delete Report Thanks
Guest 
I see only warnings and no errors in your screenshot.
And I found almost no design without warnings...

Duke
Reply Quote Edit Delete Report Thanks
Guest 
yes but i need to implement this design on a virtex 6 board and without 
using an IP core. How should this be done?
Reply Quote Edit Delete Report Thanks
Watch this topic

Reply

A question of your own? This thread is over 11 years old. Ask it in a thread of its own – more people read along there, and it gets answered more often and sooner.

Start a new thread

A fix, an addition or feedback on this thread? Then reply here.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Your name and e-mail address

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.