EmbDev.net

Forum: FPGA, VHDL & Verilog sequential multiplier code for datapath and control sequence


sequential multiplier code for datapath and control sequence
Author: Tahir (Guest)
Posted on:
Rate this post
0 ▲ useful
▼ not useful 
I need to design a 16 bit operands sequential multiplier which gives a 
32 bit product. I need to design its datapath as well as control 
sequence. Please help!

Report post Edit Move Thread sperren Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: sequential multiplier code for datapath and control sequence
Author: Lothar Miller (lkmiller) (Moderator)
Posted on:
Rate this post
0 ▲ useful
▼ not useful 
Tahir wrote:
> Please help!
Lets try it that way: YOU start YOUR homework. And when you encounter a 
problem during work then you post what you have and write what problems 
you have with taht. Then maybe someone will help you.

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]



Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.