Guest
#3884188
Hi I was assign to do a project in verilog that requires the idea of finite state machine. However, I can't think of an idea :( I would like to hear any ideas from you guys :) Note: stop light is not An option Thanks for reading :)