|
Posted on:
|
hello
please help!!
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity multiplexer is
port(a:in bit_vector(3 downto 0);
z:out bit;
s:in bit_vector(1 downto 0));
end multiplexer;
architecture Behavioral of multiplexer is
begin
z<= a(0) when s="00" else
a(1) when s="01" else
a(2) when s="10" else
a(3);
end Behavioral;
when program cpld xc9572 this warning is
warning: cpld:997 - Error during loading TIMESPEC AUTO_TS_F2F =
and output dont show on board.
|
Posted on:
|
afsoon wrote: > warning: cpld:997 - Error during loading TIMESPEC AUTO_TS_F2F = The error is in .ucf file of your project. Duke
|
Posted on:
|
afsoon wrote: > when program cpld xc9572 this warning is Which part of which toolchain is warning? > and output dont show on board. On which board? > AUTO_TS_F2F = What does F2F mean? It means "Flipflop To Flipflop", and because you don't have any flipflops in your design this (automatically generated) constraint cannot be applied.
Watch this topic
Disable multi-page view