I want to create a cascaded mux stage using system generator. how is it possible?
Guest
#3857640
U can use an Hdl to code it. Vhdl or verilog. Use case or if else .
Guest
#3857908
REKHA V P wrote: > using system generator Which one?
Reply
Please log in before posting.