EmbDev.net

Forum: FPGA, VHDL & Verilog mux using system generator


mux using system generator
Author: REKHA V. (Company: college of engineering chengan) (rekhavp)
Posted on:
Rate this post
0 ▲ useful
▼ not useful 
I want to create a cascaded mux stage using system generator. how is it 
possible?

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: mux using system generator
Author: antony mathew (Guest)
Posted on:
Rate this post
0 ▲ useful
▼ not useful 
U can use an Hdl to code it. Vhdl or verilog. Use case or if else .

Report post Edit Delete Quote selected text Reply Reply with quote
Re: mux using system generator
Author: lkmiller (Guest)
Posted on:
Rate this post
0 ▲ useful
▼ not useful 
REKHA V P wrote:
> using system generator
Which one?

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]



Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.