I want to create a cascaded mux stage using system generator. how is it possible?
U can use an Hdl to code it. Vhdl or verilog. Use case or if else .
REKHA V P wrote: > using system generator Which one?