I want to calculate the Sum of (z[n])^2 in VHDL. If the signal z is represented in 2's complement with b bits and I want to calculate the power of groups of N samples! Thank you!:)

:
Edited by User

Eric Thompson wrote: > I want to calculate the Sum of (z[n])^2 in VHDL. > If the signal z is represented in 2's complement with b bits. And what's the problem with that? What is z? What n? Where do they come from?

Lothar Miller wrote: > Eric Thompson wrote: >> I want to calculate the Sum of (z[n])^2 in VHDL. >> If the signal z is represented in 2's complement with b bits. > And what's the problem with that? > What is z? What n? Where do they come from? Z is just the outsignal and n is the groups of samples(forgot to write it so edited my first post) And the problem is I need help to code this.

This is not a VHDL issue. What you first need is a concept of a circuit. You have to use a counter, start stop conditions, a resetable accumulator and somewhere a multiplier. If you do not see the circuit required, FPGA is not your business

Eric Thompson wrote: > Z is just the outsignal and n is the groups of samples And where are they located? Where and how do the "samples" come from? Are they already stored in a RAM? Or is one sample generated each clock? > And the problem is I need help to code this. What hardware do you have? Or is it just for simulation? > And the problem is I need help to code this. The actual problem is, that VHDL is ahardwaredescription language. And to describe somthing you must have a "picture" or some imagination of your target hardware. Do you?