stop watch using verilog

Moderator (Company: Titel)
Prasanna M. wrote:
> please help me do stop watch in verilog
No one is interested in doing YOUR homework. First step is, that YOU do 
something, then you encounter a problem and ask for help.

And, by the way: do you know Google, that search machine on the 
internet? Try that to see how others solved a similar exercise: 
http://www.google.de/search?q=verilog+stop+watch
Try to understand what they did and re-use it for your solution...

Reply

A question of your own? This thread is over 12 years old. Ask it in a thread of its own – more people read along there, and it gets answered more often and sooner.

Start a new thread

A fix, an addition or feedback on this thread? Then reply here.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.