Forum: FPGA, VHDL & Verilog stop watch using verilog

von Prasanna M. (prasanna_m)

Attached files:

Rate this post
0 useful
not useful
please help me do stop watch in verilog

von Lothar M. (lkmiller) (Moderator)

Rate this post
0 useful
not useful
Prasanna M. wrote:
> please help me do stop watch in verilog
No one is interested in doing YOUR homework. First step is, that YOU do 
something, then you encounter a problem and ask for help.

And, by the way: do you know Google, that search machine on the 
internet? Try that to see how others solved a similar exercise: 
Try to understand what they did and re-use it for your solution...

: Edited by Moderator


Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.