stop watch using verilog

Moderator (Company: Titel) #3802195
Rate this post
• ▲ useful
▼ not useful
Prasanna M. wrote:
> please help me do stop watch in verilog
No one is interested in doing YOUR homework. First step is, that YOU do 
something, then you encounter a problem and ask for help.

And, by the way: do you know Google, that search machine on the 
internet? Try that to see how others solved a similar exercise: 
http://www.google.de/search?q=verilog+stop+watch
Try to understand what they did and re-use it for your solution...

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.