EmbDev.net

Forum: FPGA, VHDL & Verilog counter as function


counter as function
von itay (Guest)

Rate this post
• ▲ useful
▼ not useful 
we have state machine in the main function that has a clock . in the 
transition between two states we need to wait for a period of time (the 
time  varies from time to time and we need to calculate it seperatly) 
and then to move to the next state.
In order to implement this we want to use a counter as a function. but 
we can't use process (CLK) in a function. what can we do else?

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: counter as function
von Lothar M. (Company: Titel) (lkmiller) (Moderator)

Rate this post
• ▲ useful
▼ not useful 
itay wrote:
> In order to implement this we want to use a counter as a function. but
> we can't use process (CLK) in a function.
I want to celebrate Christmas in summer! But summer is in July and 
Christmas in December.

> what can we do else?
I will have to celebrate Christmas in winter. And you will have to use a 
process for the counter...

Or the other way: because you obviously don't know what a function in 
VHDL is and what a functions capabilites are you should not use it at 
all.

A function in VHDL is much different from a function in C or BASIC.

: Edited by Moderator
Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.