discard zero values in vhdl

enao Guest #3641862
Rate this post
• ▲ useful
▼ not useful 
hi all

if i have vhdl code and the output such as std_logic_vector(7 downto 0) 
and the output (254,0,0,0,0,0,0,300,0,0,0,0,450,0,0,0,0,0,0,0.. etc and 
i want to get ride of such zero
values and get only (254,300,450.....) i.e discard any zero output and 
get non zero output. how can i do that in vhdl cod??

thanks for any help.
Reply Quote Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report post
enao Guest #3642066
Rate this post
• ▲ useful
▼ not useful 
Lothar Miller wrote:

> Show it.
it is the code

1
library ieee;

2
    use ieee.std_logic_1164.all;

3
    use IEEE.numeric_std.all;

4


5


6
    entity bubblesort is

7
    port(

8
        clk      : in std_logic;

9
        we       : in std_logic := '1';

10
        trigraph : in std_logic_vector(7 downto 0) := x"0F";

11
        duration : in integer range 0 to 1023 := 5;

12
        read     : in std_logic := '0';

13
        dout     : out std_logic_vector(7 downto 0)

14
    );

15
    end entity;

16


17
    architecture rtl of bubblesort is

18
      

19
    signal address, rd_addr : integer range 0 to 1023 := 0;

20
    signal trigraph_d : std_logic_vector(7 downto 0);

21
    signal we_d : std_logic := '0';

22


23
    type mem is array(0 to 1023) of std_logic_vector(7 downto 0);

24
    signal ram : mem := ((others=> (others=>'0')));

25


26
    begin

27


28
    --infer ram

29
    process(clk)

30
    begin

31
    if(rising_edge(clk)) then

32
       dout <= ram(address);

33
       if(we_d = '1') then

34
          ram(address) <= trigraph_d;

35
       end if;

36
    end if;

37
    end process;

38


39
    process(clk)

40
    begin

41
    if rising_edge(clk) then

42
      

43
      we_d <= we;

44
      trigraph_d <= trigraph;

45
      

46
      if read = '1' then

47
        if rd_addr < 1023 then

48
          rd_addr <= rd_addr + 1;

49
        end if;

50
      end if;

51
      

52
      if read = '0' then

53
        address <= duration;

54
      else

55
        address <= rd_addr;

56
      end if;

57
      

58
    end if;

59
    end process;

60


61
    end rtl;


> Where do the values come from? How are they generated?
the values are dout it generated from comparing every value to address 
if it is equal output trigraph

> Are the values synchronous to a clock?
yes it is synchronous
Attached files:
Reply Quote Edit Delete Report post
Lothar M. Moderator (Company: Titel) #3643147
Rate this post
• ▲ useful
▼ not useful 
I cannot find any reason for NOT showing the zeros. But this add-on 
would show a non-zero value throughout:
1
    signal dout_buf : std_logic_vector(7 downto 0) := x"ff";

2


3
    :

4


5
    process(clk)

6
    begin

7
    if(rising_edge(clk)) then

8
       if ram(address)!=x"00" then

9
          dout_buf <= ram(address);

10
       end if;

11
       :

12
    end if;

13
    end process;

14


15
    dout <= dout_buf;

But usually it is better to output an additional valid signal together 
with the data to show an external component: "Now this value is ready to 
be used!"
Reply Quote Edit Delete Report post
ENAO Guest #3647854
Rate this post
• ▲ useful
▼ not useful 
i try to do it with that
1
library ieee;

2
    use ieee.std_logic_1164.all;

3
    use IEEE.numeric_std.all;

4


5


6
    entity bubblesort is

7
    port(

8
        clk           : in std_logic;

9
        we            : in std_logic;

10
        trigraph_in   : in std_logic_vector(7 downto 0);

11
        duration_in   : in integer range 0 to 1023;

12
        read          : in std_logic;

13
                

14
        trigraph_out  : out std_logic_vector(7 downto 0);

15
        duration_out  : out integer range 0 to 1023

16
        

17
    );

18
    end entity;

19


20
    architecture rtl of bubblesort is

21
      

22
    signal addr, rd_addr, addr_d : integer range 0 to 1023 := 0;

23
    signal trigraph_d : std_logic_vector(7 downto 0);

24
    signal we_d : std_logic := '0';

25


26
    type mem is array(0 to 1023) of std_logic_vector(7 downto 0);

27
    signal ram : mem := ((others=> (others=>'0')));

28
    

29
    signal ram_out : std_logic_vector(7 downto 0);

30
    

31


32
    begin

33


34
    --infer ram

35
    process(clk)

36
    begin

37
    if(rising_edge(clk)) then

38
       ram_out <= ram(addr);

39
       if(we_d = '1') then

40
          ram(addr) <= trigraph_d;

41
       end if;

42
    end if;

43
    end process;

44


45
    process(clk)

46
    begin

47
    if rising_edge(clk) then

48
      

49
      we_d <= we;

50
      trigraph_d <= trigraph_in;

51
           

52
      if read = '1' then

53
        if rd_addr < 1023 then

54
          rd_addr <= rd_addr + 1;

55
        end if;

56
      end if;

57
      

58
      if read = '0' then

59
        addr <= duration_in;

60
      else

61
        addr <= rd_addr;

62
      end if;

63
      

64
      addr_d <= addr;

65
      if ram_out /= x"00" then

66
        duration_out <= addr_d;

67
        trigraph_out <= ram_out;

68
      end if;

69
      

70
    end if;

71
    end process;

72


73
          

74
    end rtl;


but i want to know how to remove breaks in regular stream ecause i want 
to sum them.
Reply Quote Edit Delete Report post
Watch this topic

Reply

Please log in before posting.

Existing account

or

Log in with Google account

No account?

Registration is free and takes only a minute.

Register now