EmbDev.net

Forum: FPGA, VHDL & Verilog VHDL: Comaprision of different multipliers using filter


VHDL: Comaprision of different multipliers using filter
von ssss (Guest)

Rate this post
• ▲ useful
▼ not useful 
Can somebody explain the algorithm for analysing/testing different booth 
multipliers like add&shift, array multiplier, booth radix-2,4,8 
multipliers..
Their speed,power and area consumption and overall performance ??

I am done with the coding of all those multipliers but have a problem 
with testing them.

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: VHDL: Comaprision of different multipliers using filter
von Duke Scarring (Guest)

Rate this post
• ▲ useful
▼ not useful 
ssss wrote:
> have a problem with testing them.
Take a couple of CMOS chips, build your multipliers and you can measure 
speed, number of gates and powerconsumtion with scope, calculator and 
multimeter.

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.