VHDL: Comaprision of different multipliers using filter

ssss Guest 2014-04-28 09:08 #3634003

Rate this post

•	▲ useful ▼ not useful

Can somebody explain the algorithm for analysing/testing different booth 
multipliers like add&shift, array multiplier, booth radix-2,4,8 
multipliers..
Their speed,power and area consumption and overall performance ??

I am done with the coding of all those multipliers but have a problem 
with testing them.

Reply Quote Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report post

Duke Scarring Guest 2014-04-29 14:15 #3635824

Rate this post

•	▲ useful ▼ not useful

ssss wrote:
> have a problem with testing them.
Take a couple of CMOS chips, build your multipliers and you can measure 
speed, number of gates and powerconsumtion with scope, calculator and 
multimeter.

Reply Quote Edit Delete Report post

Watch this topic

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Text *

Formatting

[c]C-Code[/c]
[vhdl]VHDL-Code[/vhdl]
[code]code in other languages, ASCII drawings[/code]
[math]formula (LaTeX syntax)[/math]
[[Title]] – link to an article
Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Attachments

Post long source code as an attachment, not in the text.

Your name and e-mail address

Already registered? Log in

First name *

Email address *

Not shown to anyone. We send you a link; your post appears once you confirm it there.

Watch this topic

By submitting you create a free account and accept the terms of use.