EmbDev.net

Forum: FPGA, VHDL & Verilog How to include deadtime in pwm generator


von Tosin A. (Company: mearch) (tosin)


Attached files:

Rate this post
useful
not useful
Hi,

I am looking to control a H-bridge with a PWM which I have generated in 
my code, however I am clueless on how to include a dead timing in the 
PWM. I need a deadtime of 750ns on the on-time and 1us off time.

Thanks.

von al3ko (Guest)


Rate this post
useful
not useful
How about a deadtime driver? Haven't checked your code, though there are 
some driver ICs on the market with adjustable deadtimes.

Cheers,

von Tosin A. (Company: mearch) (tosin)


Rate this post
useful
not useful
al3ko wrote:
> How about a deadtime driver? Haven't checked your code, though there are
> some driver ICs on the market with adjustable deadtimes.
>
> Cheers,

Hi,

I would prefer to implement the deadtime from the fpga as that's part of 
the requirement, otherwise ICs are more convenient.

Regards.

: Edited by User
von Lothar M. (Company: Titel) (lkmiller) (Moderator)


Rate this post
useful
not useful
Tosin Akin wrote:
> implement the deadtime from the fpga
Try this with google translator (its German):
http://www.lothar-miller.de/s9y/archives/58-Totzeit-fuer-H-Bruecke.html

von Tosin A. (Company: mearch) (tosin)


Rate this post
useful
not useful
Lothar Miller wrote:
> Tosin Akin wrote:
>> implement the deadtime from the fpga
> Try this with google translator (its German):
> http://www.lothar-miller.de/s9y/archives/58-Totzeit-fuer-H-Bruecke.html

Thank you for that link. Unfortunately the code is in VHDL, is there a 
way to modify it to verilog please? as I am working with verilog.

von Lattice User (Guest)


Rate this post
useful
not useful
Tosin Akin wrote:

> Thank you for that link. Unfortunately the code is in VHDL, is there a
> way to modify it to verilog please? as I am working with verilog.

There are some free VHDL to Verilog translators out there, just google 
for it.

But Lothars sample isn't that big, it is no biggie to do that from hand, 
and have then the benefit to understand how it is working.

von Lothar M. (Company: Titel) (lkmiller) (Moderator)


Rate this post
useful
not useful
Tosin Akin wrote:
> is there a way to modify it to verilog please?
No problem: understand the idea and after a few moments you will see 
what you have to write down in Verilog...

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.