EmbDev.net

Forum: FPGA, VHDL & Verilog RAM not working as needed in spartan 3


RAM not working as needed in spartan 3
von vhdl n. (Company: none) (pranoy)

Attached files:
Rate this post
• ▲ useful
▼ not useful 
hi guys,

       i've used this code as a ram block in Spartan 3. But it was not 
working.
i checked the RTL view of the file, but in that the RAM block have 2 
pins unassigned(ENA and RSTA).

is that the problem why this is not working?

also the RAM created is a dual port RAM. I need only a single port RAM.

please help.

thanks in advance.

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: RAM not working as needed in spartan 3
von Lothar M. (Company: Titel) (lkmiller) (Moderator)

Rate this post
• ▲ useful
▼ not useful 
vhdl newbie wrote:
>         data_o <= "ZZZZZZZZ";
This is not possible inside a FPGA. There are no tristate lines in 
FPGAs anymore.

> i've used this code as a ram block in Spartan 3.
Where did you take it from? Did you check out the templates Xilinx 
delivers with the ISE? And did you check the XST User Guide? In there 
you can find how to describe a RAM so that the synthesizer can recognize 
it correctly...

Report post Edit Delete Quote selected text Reply Reply with quote
Re: RAM not working as needed in spartan 3
von alex (Guest)

Rate this post
• ▲ useful
▼ not useful 
do you test it?
no --> testbench.

i would generate a bram with the core genarator from xilinx and check 
the function.

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.