RAM not working as needed in spartan 3

vhdl n. (pranoy) OP (Company: none) 2014-01-21 13:46 #3497615

Rate this post

•	▲ useful ▼ not useful

hi guys,

       i've used this code as a ram block in Spartan 3. But it was not 
working.
i checked the RTL view of the file, but in that the RAM block have 2 
pins unassigned(ENA and RSTA).

is that the problem why this is not working?

also the RAM created is a dual port RAM. I need only a single port RAM.

please help.

thanks in advance.

Attached files:

ram.vhd (1.1 KB) | highlighted code

Reply Quote Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report post

Lothar M. (lkmiller) Moderator (Company: Titel) 2014-01-21 14:06 #3497655

Rate this post

•	▲ useful ▼ not useful

vhdl newbie wrote:
>         data_o <= "ZZZZZZZZ";
This is not possible inside a FPGA. There are no tristate lines in 
FPGAs anymore.

> i've used this code as a ram block in Spartan 3.
Where did you take it from? Did you check out the templates Xilinx 
delivers with the ISE? And did you check the XST User Guide? In there 
you can find how to describe a RAM so that the synthesizer can recognize 
it correctly...

Reply Quote Edit Delete Report post

alex Guest 2014-01-23 17:16 #3501209

Rate this post

•	▲ useful ▼ not useful

do you test it?
no --> testbench.

i would generate a bram with the core genarator from xilinx and check 
the function.