Forum: FPGA, VHDL & Verilog Testbench writing

von Milruwan P. (Company: Student) (milprasad)

Attached files:

Rate this post
0 useful
not useful
I need to create a Verilog or VHDL testbench to simulate the zero cross 
detection of a modulated FM sinusoidal wave. I need to know how to 
generate a frequency modulated signal(as showed in the attached file) 
using Verilog or VHDL to simulate in modelsim. Please help me.

von Lothar M. (lkmiller) (Moderator)

Rate this post
0 useful
not useful
It works that way: YOU show US something. And then we can discuss about 
that and give you some hints. But no one here is intended to do your 

So: how would you generate a sine curve in VHDL? And afterwords: how can 
this sine be modulated? Lets say it this way: you can have easily it in 
about 20-30 lines of vhdl code.. and thats the "long" version...

Look at this for an easy start:
Beitrag "Re: Sinus (real) für Testbench erzeugen"
Beitrag "Variable "now" einheit anpassen"
Beitrag "Zeit messen in Testbench"
Beitrag "Re: [VHDL] Daten von ADC in BRAM speichern"

: Edited by Moderator


Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.