Regarding DAD instruction in 8085

Guest
Rate this post
• ▲ useful
▼ not useful
DAD is a single byte instruction. So there is only one ALE pulse.

HLT is fetch cycle followed by 1 or more wait cycles. Once HLT is 
executed it inserts wait states in every clock period until the chip is 
reset or an interrupt occurs. Address and data bus are floating.
OP (Company: DEI)
Rate this post
• ▲ useful
▼ not useful
Gordon Shumway wrote:
> Sometimes I wonder why people don't use the internet search
> capabilities...
> I just entered "8085 instruction set machine cycle" and I received the
> following catch...
>
> 
http://www.phy.davidson.edu/fachome/dmb/py310/EMAC_Primer/8085.InstructionSet.full.pdf
>
> Gordon Shumway aka TOKABLN

Sir
I know the DAD instruction is one byte instruction and taking three 
machine cycles. But I want to know whether ALE high twice in opcode 
fetch cycle or not. Can any idea of its timing diagram.(or any link)

Reply

A question of your own? This thread is over 13 years old. Ask it in a thread of its own – more people read along there, and it gets answered more often and sooner.

Start a new thread

A fix, an addition or feedback on this thread? Then reply here.

Formatting
  • [c]C-Code[/c]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.