EmbDev.net

Forum: FPGA, VHDL & Verilog Testbench of d flip flop


Testbench of d flip flop
von Fahim K. (fahimk)

Rate this post
0 ▲ useful
▼ not useful 
Hi,

I am trying to run vhdl code of d flip flop on ghdl.

I am not getting any error while compiling and executing,however when I 
try to run it, it doesnt come to prompt again it keeps on runing.
Please let me know where I am making mistake.

My code is as below.

1
---------------------------------------------

2
library ieee ;

3
use ieee.std_logic_1164.all;

4
5
6
---------------------------------------------

7
8
entity dff is

9
port ( din:     in std_logic;

10
       dclk:     in std_logic;

11
       qout:    out std_logic;

12
       nqout:   out std_logic

13
     );

14
15
end dff;

16
--------------------------------------------

17
18
architecture behavioral of dff is

19
20
begin

21
        process(din,dclk)

22
        begin

23
          --- clock rising edge

24
        if(dclk='1' and dclk'event) then

25
                qout <= din;

26
                nqout <= not din;

27
        end if;

28
        end process;

29
end behavioral;

30
31
------------------------------------------              

32
------TestBench of D Flip Flop------------                      

33
------------------------------------------

34
35
library ieee;

36
use ieee.std_logic_1164.all;

37
38
39
entity dff_tb is

40
end dff_tb;

41
42
43
------------------------------------------

44
45
architecture testbench of dff_tb is

46
47
        signal T_din:   std_logic;

48
        signal T_dclk:  std_logic;

49
        signal T_qout:  std_logic;

50
        signal T_nqout: std_logic;

51
52
        constant clk_period : time := 50 ns;

53
54
        component dff

55
        port ( din:     in std_logic;

56
               dclk:    in std_logic;

57
               qout:    out std_logic;

58
               nqout:   out std_logic

59
             );

60
        end component;

61
62
begin

63
64
    dut_dff: dff port map (T_din,T_dclk,T_qout,T_nqout);

65
66
    process

67
        begin

68
          T_dclk <= '0';

69
          wait for clk_period/2;

70
          T_dclk <= '1';

71
          wait for clk_period/2;

72
    end process;

73
74
    process

75
76
        begin

77
          --case1

78
          T_din <= '0';

79
          wait for clk_period*2;

80
81
          --case2

82
          T_din <= '1';

83
          wait for clk_period*1.5;

84
85
          --case3

86
          T_din <= '0';

87
          wait for clk_period*0.5;

88
89
          --case4

90
          T_din <= '1';

91
92
        wait;

93
   end process;

94
95
end testbench;


  


  




  

    Report post Edit Move Thread sperren Anmeldepflicht aktivieren Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
  







      

      



  

    Re: Testbench of d flip flop
  


  

    

      von
      
        P. K.
        (pek)
        
      
      


      
    


    

      
    

    

    

  
  


  

  Rate this post
  

  0
  
  ▲ useful
  

  ▼ not useful
  		
  

  


  

      
You have to stop the testbench somehow at the end, e.g. by an assertion 
like:

1
    assert false

2
      report " ===== Verification run 'TESTBENCH' finished ====="

3
      severity failure;


Otherwise, your clock process will run forever...

  


  




  

    Report post Edit Delete Quote selected text Reply Reply with quote
  







      

      



  

    Re: Testbench of d flip flop
  


  

    

      von
      
        Lothar M.
        (lkmiller)
        (Moderator)
      
      


      
    


    

      
    

    

    

  
  


  

  Rate this post
  

  0
  
  ▲ useful
  

  ▼ not useful
  		
  

  


  

      
> it keeps on runing.
Which toolchain do you use?
Usually there's also a button "run for a specified time". There you can 
say: run my simulation for 100ns, then stop.

BTW:
1
     dut_dff: dff port map (T_din,T_dclk,T_qout,T_nqout);

Don't use positional assignment. I promise you: you will run into 
problems with this after the first minor change. Where's the problem 
here:
1
     dut_dff: dff port map (T_din,T_dclk,T_nqout,T_qout);

Write it with explicit assignments, and then you can twist and move 
every port:
1
dut_dff: dff port map (qout=>T_qout,din=>T_din,dclk=>T_dclk,nqout=>T_nqout);


  


  




  

    Report post Edit Delete Quote selected text Reply Reply with quote
  







      

      



  

    Re: Testbench of d flip flop
  


  

    

      von
      
        Fahim K.
        (fahimk)
        
      
      


      
    


    

      
    

    

    

  
  


  

  Rate this post
  

  0
  
  ▲ useful
  

  ▼ not useful
  		
  

  


  

      
Hi,

I changed the code to use assert statement but still getting same issue.

1
---------------------------------------------

2
library ieee ;

3
use ieee.std_logic_1164.all;

4
5
6
---------------------------------------------

7
8
entity dff is

9
port ( din:  in std_logic;

10
       dclk:     in std_logic;

11
       qout:    out std_logic;

12
       nqout:   out std_logic

13
     );

14
15
end dff;

16
17
18
--------------------------------------------

19
20
architecture behavioral of dff is

21
22
begin

23
  process(din,dclk)

24
  begin

25
    --- clock rising edge

26
  if(dclk='1' and dclk'event) then

27
    qout <= din;

28
    nqout <= not din;

29
  end if;

30
  end process;

31
end behavioral;

32
33
------------------------------------------    

34
35
------TestBench of D Flip Flop------------      

36
------------------------------------------

37
38
library ieee;

39
use ieee.std_logic_1164.all;

40
41
42
entity dff_tb is

43
end dff_tb;

44
45
46
------------------------------------------

47
48
architecture testbench of dff_tb is

49
 

50
  signal T_din:  std_logic;

51
  signal T_dclk:  std_logic;

52
  signal T_qout:  std_logic;

53
  signal T_nqout: std_logic;

54
  

55
  component dff 

56
  port ( din:   in std_logic;

57
         dclk:  in std_logic;

58
         qout:    out std_logic;

59
         nqout:  out std_logic

60
       );

61
  end component;

62
63
begin

64
           

65
    dut_dff: dff port map (T_din,T_dclk,T_qout,T_nqout);

66
67
    process

68
  begin

69
    T_dclk <= '0';

70
    wait for 5 ns;

71
    T_dclk <= '1';

72
    wait for 5 ns;

73
    end process;

74
75
    process 

76
  

77
  variable err_cnt: integer := 0; 

78
79
  begin

80
    --case1

81
   T_din <= '1';

82
  wait for 12 ns;     

83
  assert (T_qout='1') report "Error1!" severity error;

84
  if (T_qout/='1') then

85
      err_cnt := err_cnt + 1;

86
  end if;

87
88
  -- case 2

89
  T_din <=  '0';   

90
  wait for 28 ns;

91
  assert (T_qout='0') report "Error2!" severity error;

92
  if (T_qout/='0') then

93
      err_cnt := err_cnt + 1;

94
  end if;

95
96
  -- case 3

97
  T_din <= '1';            

98
  wait for 2 ns;

99
  assert (T_qout='0') report "Error3!" severity error;

100
  if (T_qout/='0') then

101
      err_cnt := err_cnt + 1;

102
  end if;

103
    

104
  -- case 4

105
  T_din <= '0';

106
  wait for 10 ns;

107
  assert (T_qout='0') report "Error4!" severity error;

108
  if (T_qout/='0') then

109
      err_cnt := err_cnt + 1;

110
  end if;

111
112
  -- case 5

113
  T_din <=  '1';    

114
  wait for 20 ns;    

115
  assert (T_qout='1') report "Error5!" severity error;   

116
  if (T_qout/='0') then

117
      err_cnt := err_cnt + 1;

118
  end if;

119
   

120
  -- summary of all the tests

121
  if (err_cnt=0) then       

122
      assert false 

123
      report "Testbench of Adder completed successfully!" 

124
      severity note; 

125
  else 

126
      assert true 

127
      report "Something wrong, try again" 

128
      severity error; 

129
  end if; 

130
  

131
  wait;

132
   end process;

133
   

134
end testbench;


  


  




  

    Report post Edit Delete Quote selected text Reply Reply with quote
  







      

      



  

    Re: Testbench of d flip flop
  


  

    

      von
      
        Fahim K.
        (fahimk)
        
      
      


      
    


    

      
    

    

    

  
  


  

  Rate this post
  

  0
  
  ▲ useful
  

  ▼ not useful
  		
  

  


  

      
Hi,

I am using ghdl.

  


  




  

    Report post Edit Delete Quote selected text Reply Reply with quote
  







      

      



  

    Re: Testbench of d flip flop
  


  

    

      von
      
        Fahim K.
        (fahimk)
        
      
      


      
    


    

      
    

    

    

  
  


  

  Rate this post
  

  0
  
  ▲ useful
  

  ▼ not useful
  		
  

  


  

      
Got it I am stoping it after 500ns using

ghdl -r dff_tb --stop-time=500ns

  


  




  

    Report post Edit Delete Quote selected text Reply Reply with quote
  







      

      



  

    Re: Testbench of d flip flop
  


  

    

      von
      
        P. K.
        (pek)
        
      
      


      
    


    

      
    

    

    

  
  


  

  Rate this post
  

  0
  
  ▲ useful
  

  ▼ not useful
  		
  

  


  

      
Fahim Khan wrote:
>   if (err_cnt=0) then
>       assert false
>       report "Testbench of Adder completed successfully!"
>       severity note;
>   else
>       assert true
>       report "Something wrong, try again"
>       severity error;
>   end if;

Wrong, needs to be:

1
   if (err_cnt=0) then

2
       assert false

3
       report "Testbench of Adder completed successfully!"

4
       severity failure;

5
   else

6
       assert false

7
       report "Something wrong, try again"

8
       severity failure;

9
   end if;


The assert condition has always to be "false", if you want it to trig...
...then it will work as expected. And to be sure it stops, use severity 
"failure", this is usually a break condition by default.

  


  




  

    Report post Edit Delete Quote selected text Reply Reply with quote
  







      

      



  

    Re: Testbench of d flip flop
  


  

    

      von
      
        berndl (Guest)
      
      


      
    


    

      
    

    

    

  
  


  

  Rate this post
  

  0
  
  ▲ useful
  

  ▼ not useful
  		
  

  


  

      
With GHDL and other simulators (e.g. ModelSim) I usually have in my TB:
1
   clk_process : process

2
   begin

3
    wait for clk_period*5;

4
    loop

5
      clk50 <= '1';

6
      wait for clk_period/2;

7
      clk50 <= '0';

8
      wait for clk_period/2;

9
      exit when end_of_sim = '1';

10
    end loop;

11
    wait;

12
   end process;

...this (or something similar) for all special processes I have in the 
TB...

And in my 'main' TB execution process (snippet of the end of this 
process):
1
    --assert end_of_sim = '1'

2
    --  report "---- End of module simulation reached ----" severity note;

3
    end_of_sim <= '1';

4
    wait;

5
   end process;


This will stop GHDL and others, either with the 'assert' (commented out 
here) or 'automagically'... (of course, 'end_of_sim' 
initially/previously set to '0')

  


  




  

    Report post Edit Delete Quote selected text Reply Reply with quote
  







      

      

      

      


    

    

       Watch this topic

      |
         Disable multi-page view

    

        






  
  
Reply

  
  

    Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.
  

  
 




Rules — please read before posting


    

  • Post long source code as attachment, not in the text
    • 

  • Posting advertisements is forbidden.
    • 




Formatting options


    

  • [c]C code[/c]
    • 

  • [avrasm]AVR assembler code[/avrasm]
    • 
  
  • [vhdl]VHDL code[/vhdl]
    • 

  • [code]code in other languages, ASCII drawings[/code]
    • 

  • [math]formula (LaTeX syntax)[/math]
    • 







  


    
    
      

    
    
    

    



                

          
          

        


                

          
          

        




              

          
          

        



      

      
      


              

          
          

        


      

        
         Bild automatisch verkleinern, falls nötig
      

      

        
        
      

      


      

          
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.