Hi, can any1 help me in writing a verilog code for some signals like CLK, CKE, RESET with their delays. I already written the code but with that there are some conflictions iam seing here so iam attaching my code as wel as related document please check it out . Thank you.