Writing a verilog code for some signals with their delays

anjali k. OP (Company: iqi labs) #2677825
Rate this post
• ▲ useful
▼ not useful 
Hi, can any1 help me in writing a verilog code for some signals like 
CLK, CKE, RESET with their delays.
 I already written the code but with that there are some conflictions 
iam seing here so iam attaching my code as wel as related document 
please check it out .
 Thank you.
Attached files:
Reply Quote Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report post
Watch this topic

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Your name and e-mail address

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.