Verilog Design

littlestewie Guest #2567959
Rate this post
• ▲ useful
▼ not useful 
hi,
I am trying to create a simple cpu using verilog but i couldn't.
I am using a logisim circuit as starting point.

This is the cpu desing.
http://a1202.hizliresim.com/u/v/31szg.png

This is the control unit
http://c1202.hizliresim.com/u/r/2yrng.png


i have added four important modules of this project.

This code doesn't work . Where is the problem?

thanks for any help
Attached files:
Reply Quote Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report post
Watch this topic

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Your name and e-mail address

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.